ABSTRACT We report on an abnormal output characteristics in p-type low temperature polycrystalline silicon thin-film transistors fabricated on polyimide (PI); negative differential conductance behavior is often observed in saturation region of drain current from large width devices. To understand such abnormal output characteristics, device dimension dependence was studied in a systematic way. As a result, we found that enhanced self-heating is mainly responsible originating from the poor thermal conductivity of PI substrate. A related degradation model is also proposed.
I. INTRODUCTION
Flexible displays have drawn much attention due to their various merits including light weight, unbreakable form, and its portability in application [1] , [2] . Active matrix organic light emitting diode (AMOLED) arrays are also suitable on flexible substrate along with thin-film transistor (TFT) backplanes, which not only request high mobility but also good saturation behavior for sufficient current driving in drain current-drain voltage (I D -V D ) output characteristics. For the flexible AMOLED application, low-temperature processed amorphous indium-gallium-zinc-oxide (a-IGZO) TFT has been considered as a candidate to meet with such output characteristics [2] while p-type low temperature polycrystalline silicon (LTPS) TFT is more readily-suggested candidate with even superior current drivability to a-IGZO TFT. A favored flexible substrate is polyimide (PI), which can possibly endure device fabrication temperature of conventional LTPS process [3] . However, PI induces heat barrier issue due to its inherent poor thermal conductivity, which is far poorer than that of glass substrate [1] , [4] , although even glass substrate for conventional LTPS TFT seems not to show good thermal conductivity [5] . So, selfheating-induced degradation must be an issue in LTPS TFT on PI substrate. Nevertheless, studies to characterize the self-heating in LTPS TFT on PI substrate are rare in fact [4] .
In this letter, we report on abnormal output characteristics of p-type LTPS TFT fabricated on PI substrate, also proposing a model to explain the causes of the degradation; serious self-heating enhanced by PI substrate was mainly responsible for such behavior.
II. EXPERIMENT
Conventional coplanar p-type LTPS TFTs were fabricated on PI with carrier glass substrate. A 17 µm-thick PI layer was slit-coated on 370 × 470 mm 2 glass substrate with buffer dielectric layer, and then annealed at 450 • C for 4 hr in a convection oven for degassing and hardening. A 50 nm-thick a-Si layer was deposited on the PI by SiH 4 -based plasma-enhanced chemical vapor deposition (PECVD) and crystallized by excimer-laser annealing. After deposition of 100 nm-thick PECVD SiO 2 of gate insulator (GI), 300 nm-thick Mo gate was patterned by The device on PI substrate shows slightly higher I D (before NDC region) than that of other device on glass but this is regarded as an intrinsic difference that comes from their V th difference.) In order to investigate the abnormal behavior on PI-substrate devices in more detail, V D was swept up to an extended range (0 ∼ (-) 40 V) under a representative V G = (-) 15 V as shown in Fig. 1(b) , where the abnormal V D regions are clearly observed and device breakdown eventually follows. In fact, a drastic I D drop by device breakdown should be observed for all devices, because thermal runaway by extreme self-heating in the active layer anyway takes place at a certain high V D as shown in the inset image. However, there exist a noticeable difference between the two TFT devices with a wide (20 µm) and narrow (5 µm) W, since the device with wide W obviously shows the NDC region I prior to region II and III while the other TFT with narrow W does not display the region I at all. We thus suspect that such abnormal output curves with NDC come from wide W which leads to high channel temperature on PI substrate.
To find out and explain the root causes of NDC, we attempted a systematic analysis by I D -V G transfer characteristic measurements and device area variation. Fig. 2(a) shows negative shift of transfer curves in 20 µm-wide devices, which have been swept for output curve to NDC region I before transfer curve measurements. Positive shift also follows after the output curve sweep range increases up to region II and III. In contrast, the 5 µm-narrow TFT in Fig. 2(b) shows no negative but only positive shift due to its absence of NDC region. The plots of Fig. 2(c) summarize the trend of threshold voltage shift ( V th ) in both devices as a function of initial output sweep range; here, V th was defined as the V G at |I D | of 1 nA (under |V D | = 0.1 V). The negative V th in the wide channel TFT indicates that it might be caused by hole trapping at the GI/poly-Si interface and at GI itself near the interface as well, and also suggests that the trapping would be facilitated in thermionic ways by channel-heating under the V D sweep (to NDC region) and constant V G of (-) 15 V. The heat dissipation (power dissipation) from the channel becomes more difficult as W increases more, leading to higher channel temperature. It is because the PI substrate beneath the wide channel cannot properly dissipate the heat [4] . Elevated temperature may enhance thermionic hole emission from channel to the trap levels in the GI [5] , which causes negative threshold voltage shift. Devices with narrow W seldom show such negative shift due to their dimensional advantage: relatively lower temperature during device operation.
To assure such channel dimension dependence of the NDC, we measured I D -V D curves of TFTs with various device dimensions on PI. First, Fig. 3(a) . Breakdown P D (P BD ) is thus plotted in Fig. 3(c) , according to which P BD appears dependent on TFT dimension and easy breakdown comes to the devices with wide W (> 5 µm). Similar P D -TFT area relation was reported in the previous literature [7] . Fig. 4(a) shows a band diagram model to illustrate the temperature-induced hole trapping mainly at the GI/poly-Si front interface (including the GI near the interface), which takes place in a large device under the high |V G | for region I (or NDC); temperature increase ( T) by self-heating induces thermionic emission of thermally-excited holes to elevated energy states at the front interface, and this would not be easy in devices with small dimension due to low thermal energy. Such hole trapping at the front interface would cause negative V th and increase hole injection barrier near the source (S) region as well.
The upper part of Fig. 4(b) again illustrates such a holetrapping model with a schematic device cross section. In the mid part of Fig. 4(b) , we also propose a model for the region II, which is known as kink, originating from hot carrier effect because impact ionization would occur near the drain (D) under a very high V D [8] . According to the schematic device cross section, the generated electrons by impact ionization would move to the S along the back channel while they are often trapped at the back interface due to its floating body structure [9] . Such impact-ionizationinduced behavior eventually results in positive-feedback effect; the trapped electrons near the S and back-interface (mid part of Fig. 4(b) ) would lower the source/channel barrier, decrease V th (positive shift), increase I D , and generate more electrons by impact ionization in return. So, these phenomena are opposite to the NDC mechanism. Although enhanced self-heating always exists in both region I and II, higher V D applied for region II now causes the impactionization overwhelming the NDC phenomena of region I. The kink phenomena take place in all TFT devices for their final step after output saturation. Eventually, reaching to region III, the device with increased I D and V D would experience extreme self-heating and thermal runaway that causes device breakdown as shown in the inset of Fig. 1(b) . Likewise, we now believe that our proposed model accordingly explain the experimental results and data shown in Fig. 1∼3 .
IV. CONCLUSION
We studied abnormal output characteristics which are encountered in p-type LTPS TFT fabricated on PI substrate, of which the poor thermal conductance leads to NDC phenomena at high V D s before kink and device breakdown come. Such NDC was often observed from large area devices due to their poor heat dissipation efficiency, which causes device temperature increase and thermionic hole trapping mainly at the front interface between GI and poly-Si. After output V D sweep to NDC region, V th thus increases toward negative voltage due to the hole trapping. Under a higher V D the kink is then caused by hot carrier effect as reported, shifting the V th back to positive voltages. We here propose device failure models to explain NDC and kink, concluding that enhanced self-heating on PI substrate is responsible for the abnormal output characteristics although eventual device breakdown is combined with hot carrier effect.
